



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,408	12/29/2000	Paolo Faraboschi	00-BN-057 (STM101-00057)	7821
30425	7590	03/15/2004	EXAMINER COLEMAN, ERIC	
STMICROELECTRONICS, INC. MAIL STATION 2346 1310 ELECTRONICS DRIVE CARROLLTON, TX 75006			ART UNIT 2183	

DATE MAILED: 03/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/751,408

Applicant(s)

FARABOSCHI ET AL.

Examiner

Eric Coleman

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date ____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: ____.

DETAILED ACTION

Specification

1. The Cross Reference to Related Applications section of the specification should be updated as appropriate.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-7,8,9-14, are rejected under 35 U.S.C. 103(a) as being unpatentable over Killian (patent No. 6,282,633) in view of Tran (patent No. 6,006,324).
4. Killian taught the invention substantially as claimed including a data processing ("DP") system comprising:
 - a) Instruction execution pipeline with N processing stages (e.g., see fig.2);
 - b) Means to fetch into the instruction pipeline from the instruction cache (e.g., see fig. 2 and col. 4, lines 41-56);
 - b) Constant generator unit capable of receiving the fetched instruction syllables and capable of generating at least one constant operand by decoding the at least one operand instruction comprising at least one syllable containing K-bit constant field containing k-bits that represent a constant operand (e.g., see col. 5, lines 52-63).
5. Killian did not expressly detail (claim 1) that the means to fetch instructions to the pipeline comprised an instruction issue unit. Tran however taught use of issue units to

Art Unit: 2183

fetch instructions from the cache and issue to execution pipelines (e.g., see figs. 10,36 and col. 8, line 36-col. 10, line 59).

6. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Killian and Tran. The addition of the parallel issue of the instructions from the cache would have allowed the Killian system to provide increased throughput in fetching decoding and processing the instructions from cache. Therefore one of ordinary skill in the DP art would have been motivated to use the parallel issue units of Tran at least to increase the throughput of the system.

7. As per claim 2, Killian taught the syllable contained at least one opcode field that contained at least one opcode (e.g., see col. 5, lines 52-63 and col. 9, lines 29-46).

8. As per claims 3,4,5 Killian taught an input data path coupled to a sign extension unit, the input data path capable of providing to the sign extension unit K-bits of data that represent a short constant operand within the at least one syllable; wherein the sign extension unit is capable of right justifying the K-bits of data in an output syllable and zero-extending (I8UI, L16UI) or one-extending (L16SI) the K-bits; and an output data path coupled to the sign extension unit capable of receiving from the sign extension unit the output syllable containing justified K-bits of data that represent the short constant operand (e.g., see fig. 1d and col. 7, lines 1-56).

9. As per claim 6, Killian taught constant instructions with plural constant fields comprising high order bits and low order bits (e.g., see col. 9, lines 19-62 and col. 13, line 15-col. 14, line 36).

10. As per claims 7,11,14, Killian taught instruction formats of 32 bits with various combinations of numbers of bits for the high and low order bits. (e.g., see col. 13, lines 15-65). Therefore although Killian did not specify the combination of 9 bit field and a 23 bit field one of ordinary skill would have been motivated to incorporate an instruction with a 9 bit field and a 23 bit field in order to provide a 32 bit field as taught by Killian depending on the number of instructions were to be used in the system which would have corresponded to the number of bits in the opcode field before sign extension.

11. As per claim 8,9 Tran taught multiplexers controlled by multiplexer control circuit using predecode tags for determining which path to select and whether the constant operand instruction is to decode a long constant operand (e.g. see figs. 3, 4a, 4c and col. 8, line 47-col. 13, line 40).

12. As per claim 10, Killian taught plural input paths for instructions to multiplexers and output path for each multiplexer where the input paths received instructions with constant operands and the constant portions were combined (e.g., see col. 5, line 52-col. 6, line 24).

13. As per claim 12,13, Killian did not specifically detail the constant generator enabling the first and second bit of the multiplexer depending on predetermined bits (EXT bits). Tran however, taught multiplexer with input for receiving a syllable from a first issue lane and another syllable from a second issue lane and coupled to an output path for sending to the output path, one of the bits from the first issue lane and the second lane and constant generator for enabling the inputs to the multiplexer depending

Art Unit: 2183

on comparison with predetermined numbers (e.g., see fig. 3, and col. 8, line 53-col. 13, line 40).

14. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Killian and Tran. The addition of the parallel issue of the instructions from the cache would have allowed the Killian system to provide increased throughput in fetching decoding and processing the instructions from cache. Therefore one of ordinary skill in the DP art would have been motivated to use the parallel issue units of Tran at least to increase the throughput of the system.

Claim Rejections - 35 USC § 102

15. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

16. Claims 15-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Killian (patent No. 6,282,633).

Killian taught the invention as claimed including a data processing (“DP”) system comprising:

a) Instruction execution pipeline with N processing stages (e.g., see fig.2);

b) Means to fetch into the instruction pipeline from the instruction cache (e.g., see fig. 2 and col. 4, lines 41-56);

b) Constant generator unit capable of receiving the fetched instruction syllables and capable of generating at least one constant operand by decoding the at least one operand instruction comprising at least one syllable containing K-bit constant field containing k-bits that represent a constant operand (e.g., see col. 5, lines 52-63).

17. Further as per claims 15,16,17,18, Killian taught an input data path coupled to a sign extension unit, the input data path capable of providing to the sign extension unit K-bits of data that represent a short constant operand within the at least one syllable; wherein the sign extension unit is capable of right justifying the K-bits of data in an output syllable and zero-extending (I8UI, L16UI) or one-extending (L16SI) the K-bits; and an output data path coupled to the sign extension unit capable of receiving from the sign extension unit the output syllable containing justified K-bits of data that represent the short constant operand (e.g., see fig. 1d and col. 7, lines 1-56).

18. As to the long constant limitation of claim 18, Killian taught encoding various lengths of operands (long and short) (e.g., see col. 9, lines 10-62).

Claim Rejections - 35 USC § 103

19. Claims 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Killian (patent No. 6,282,633).

20. Killian taught the invention as substantially as claimed including a data processing ("DP") system comprising:

a) Instruction execution pipeline with N processing stages (e.g., see fig.2);

b) Means to fetch into the instruction pipeline from the instruction cache (e.g., see fig. 2 and col. 4, lines 41-56);

b) Constant generator unit capable of receiving the fetched instruction syllables and capable of generating at least one constant operand by decoding the at least one operand instruction comprising at least one syllable containing K-bit constant field containing k-bits that represent a constant operand (e.g., see col. 5, lines 52-63).

21. Further as per claims 15,16,17,18, Killian taught an input data path coupled to a sign extension unit, the input data path capable of providing to the sign extension unit K-bits of data that represent a short constant operand within the at least one syllable; wherein the sign extension unit is capable of right justifying the K-bits of data in an output syllable and zero-extending (I8UI, L16UI) or one-extending (L16SI) the K-bits; and an output data path coupled to the sign extension unit capable of receiving from the sign extension unit the output syllable containing justified K-bits of data that represent the short constant operand (e.g., see fig. 1d and col. 7, lines 1-56).

22. As to the long constant limitation of claim 18, Killian taught encoding various lengths of operands (long and short) (e.g., see col. 9, lines 10-62).

23. As per claim 19 Killian taught instruction formats of 32 bits with various combinations of numbers of bits for the high and low order bits. (e.g., see col. 13, lines 15-65). Therefore although Killian did not specify the combination of 9 bit field and a 23 bit field one of ordinary skill would have been motivated to incorporate a instruction with a 9 bit field and a 23 bit field in order to provide a 32 bit field as taught by Killian

depending on the number of instructions were to be used in the system which would have corresponded to the number of bits in the opcode field before sign extension.

24. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Killian as applied to claim 18,19 above, and further in view of Tran (patent No.6,006,324).

25. Killian did not specifically detail the constant generator enabling the first and second bit of the multiplexer depending on predetermined bits (EXT bits). Tran however, taught multiplexer with input for receiving a syllable from a first issue lane and another syllable from a second issue lane and coupled to an output path for sending to the output path one of the bits from the first issue lane and the second lane and constant generator for enabling the inputs to the multiplexer depending on comparison with predetermined numbers (e.g., see fig. 3, and col. 8, line 53-col. 13, line 40).

26. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Killian and Tran. The addition of the parallel issue of the instructions from the cache would have allowed the Killian system to provide increased throughput in fetching decoding and processing the instructions from cache. Therefore one of ordinary skill in the DP art would have been motivated to use the parallel issue units of Tran at least to increase the throughput of the system.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (703) 305-9674. The examiner can normally be reached on Monday-Thursday.

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC



ERIC COLEMAN
PRIMARY EXAMINER

March 10, 2004